Publication: Two-Step Pipeline SAR ADC with passive Charge Sharing between Cascades
| dc.contributor.author | Osipov, D. | |
| dc.contributor.author | Gusev, A. | |
| dc.contributor.author | Paul, S. | |
| dc.contributor.author | Shumikhin, V. | |
| dc.date.accessioned | 2024-11-21T15:14:42Z | |
| dc.date.available | 2024-11-21T15:14:42Z | |
| dc.date.issued | 2019 | |
| dc.description.abstract | © 2019 IEEE.A new pipeline SAR ADC architecture without gain between stages is proposed. This architecture can benefit the implementation of high speed SAR ADCs in two ways: first, as a two-stage pipeline, it increases the speed of conversion by a factor of two; second, because of the capacitive DAC split, it avoids the switching of large capacitors for most significant bits definition. The architecture was verified by the design of a 10-bit ADC with a maximum conversion speed of 37 MS/s. The ADC was designed and laid out using the 180 nm CMOS technology of UMC. The simulated ENOB is equal to 8.42 bits, and the power consumption at maximum sampling speed does not exceed 1.01 mW. Moreover, the Walden FoM of the proposed ADC is 79.7 fJ/conv.-step. | |
| dc.identifier.citation | Two-Step Pipeline SAR ADC with passive Charge Sharing between Cascades / Osipov, D. [et al.] // 2019 IEEE Nordic Circuits and Systems Conference, NORCAS 2019: NORCHIP and International Symposium of System-on-Chip, SoC 2019 - Proceedings. - 2019. - 10.1109/NORCHIP.2019.8906898 | |
| dc.identifier.doi | 10.1109/NORCHIP.2019.8906898 | |
| dc.identifier.uri | https://www.doi.org/10.1109/NORCHIP.2019.8906898 | |
| dc.identifier.uri | https://www.scopus.com/record/display.uri?eid=2-s2.0-85075991520&origin=resultslist | |
| dc.identifier.uri | http://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=Alerting&SrcApp=Alerting&DestApp=WOS_CPL&DestLinkType=FullRecord&UT=WOS:000722212700002 | |
| dc.identifier.uri | https://openrepository.mephi.ru/handle/123456789/18990 | |
| dc.relation.ispartof | 2019 IEEE Nordic Circuits and Systems Conference, NORCAS 2019: NORCHIP and International Symposium of System-on-Chip, SoC 2019 - Proceedings | |
| dc.title | Two-Step Pipeline SAR ADC with passive Charge Sharing between Cascades | |
| dc.type | Conference Paper | |
| dspace.entity.type | Publication | |
| relation.isOrgUnitOfPublication | 06e1796d-4f55-4057-8d7e-bb2f3b5676f5 | |
| relation.isOrgUnitOfPublication.latestForDiscovery | 06e1796d-4f55-4057-8d7e-bb2f3b5676f5 |