Publication: Comparison of hardware and timing penalties for eliminating SRAM failures
Дата
2019
Авторы
Shchigorev, L. A.
Shagurin, I. I.
Journal Title
Journal ISSN
Volume Title
Издатель
Аннотация
© 2019 Published under licence by IOP Publishing Ltd. This article provides a quantitative estimation of timing and hardware penalties, which are the implication of different SRAM methods for failure elimination. Different ways of building fault-tolerant blocks of SRAM are discussed using error-correcting codes and self-testing - self-repair units. As criteria for evaluating hardware costs, the additional chip area required for the placement of fault tolerance is considered, the timing penalties are determined by the growth of memory access time. Comparative analysis of obtained results is made. It allows estimating the effectiveness of the considered methods of fault tolerance improvement.
Описание
Ключевые слова
Цитирование
Shchigorev, L. A. Comparison of hardware and timing penalties for eliminating SRAM failures / Shchigorev, L.A., Shagurin, I.I. // IOP Conference Series: Materials Science and Engineering. - 2019. - 498. - № 1. - 10.1088/1757-899X/498/1/012017
URI
https://www.doi.org/10.1088/1757-899X/498/1/012017
https://www.scopus.com/record/display.uri?eid=2-s2.0-85065561975&origin=resultslist
http://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=Alerting&SrcApp=Alerting&DestApp=WOS_CPL&DestLinkType=FullRecord&UT=WOS:000472784800017
https://openrepository.mephi.ru/handle/123456789/17990
https://www.scopus.com/record/display.uri?eid=2-s2.0-85065561975&origin=resultslist
http://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=Alerting&SrcApp=Alerting&DestApp=WOS_CPL&DestLinkType=FullRecord&UT=WOS:000472784800017
https://openrepository.mephi.ru/handle/123456789/17990