Publication: A low power clock generator 400-1800 MHz for ADPLL
Дата
2022
Авторы
Journal Title
Journal ISSN
Volume Title
Издатель
Аннотация
This paper describes a low-power all-digital clock generator (ADCG) designed for reading and processing signals from detectors of large physical experiments. The clock generator operates with a reference clock frequency of 10 to 50 MHz and generates an output signal ranging from 400 to 1800 MHz in 10 MHz steps. The clock generator has been approved in 28 nm CMOS technology of TSMC. The power consumption and chip area of the block are 1.5 mW and 80 × 80 μm2 correspondingly. A wide range of reference and output frequencies makes this block versatile in application. © 2022 IOP Publishing Ltd and Sissa Medialab.
Описание
Ключевые слова
Цитирование
Atkin, E. A low power clock generator 400-1800 MHz for ADPLL / Atkin, E., Ivanov, P., Normanov, D. // Journal of Instrumentation. - 2022. - 17. - № 7. - 10.1088/1748-0221/17/07/C07006
URI
https://www.doi.org/10.1088/1748-0221/17/07/C07006
https://www.scopus.com/record/display.uri?eid=2-s2.0-85134419538&origin=resultslist
http://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=Alerting&SrcApp=Alerting&DestApp=WOS_CPL&DestLinkType=FullRecord&UT=WOS:000933446100006
https://openrepository.mephi.ru/handle/123456789/27323
https://www.scopus.com/record/display.uri?eid=2-s2.0-85134419538&origin=resultslist
http://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=Alerting&SrcApp=Alerting&DestApp=WOS_CPL&DestLinkType=FullRecord&UT=WOS:000933446100006
https://openrepository.mephi.ru/handle/123456789/27323